



# What is OPUSER XP?


OPUSER XP is a state-of-the- art CAD/ CAE software package. It provides an electronic engineer with sophisticated tools to capture an electronic circuit in the form of schematic diagram and/ or PCB layout.

### Totally integrated project database

#### **OPUSER XP**




























## **OPUSER XP Family** Individual Project Modules





<u>70</u>



Schematic Editor

**EDSpice** Simulator



VHDL Compiler



PCB Layout Editor

Thermal Analyser





## **OPUSER XP** Family

Electro Magnetic Analyser

- Fabrication Manager
- Library Explorer
- Library Browser
- Part Editor
- List of Materials Editor



Ë

- Conversion Manager
- ļ
- Symbol Library Editor



Model Parameter Library Editor

# **OPUSER XP** Family

3 packages Basic, Plus, Plus+

### Basic package



Schematic Editor, Mixed Mode Simulator, PCB Layout Editor, Auto Router, Fabrication Manager, Library Explorer, Library Browser, Part Editor, List of Materials Editor, Conversion Manager, Symbol Library Editor, Model Parameter Library Editor

### Plus package



Schematic Editor, Mixed Mode Simulator, EDSpice Simulator, VHDL Compiler, PCB Layout Editor, Auto Router, Thermal Analyser, Fabrication Manager, Library Explorer, Library Browser, Part Editor, List of Materials Editor, Conversion Manager, Symbol Library Editor, Model Parameter Library Editor

### Plus+ package





Schematic Editor, Mixed Mode Simulator, EDSpice Simulator, VHDL Compiler, PCB Layout Editor, Auto Router, Thermal Analyser, Electro Magnetic Analyser, Signal Integrity Analyser, 3D Viewer, California Placer, Fabrication Manager, Library Explorer, Library Browser, Part Editor, List of Materials Editor, Conversion Manager, Symbol Library Editor, Model Parameter Library Editor,

## **OPUSER XP** Family




Basic Package **Plus** Package the expansion of a Basic Pack. **Plus+** Package the expansion of a Plus Pack.






## Schematic Editor Features

- Upto 99 Schematic sheets, 4m x 4m sheet size.
- Repeat, Rotate, Mirror and scale components with different colors
- Real-time dragging of components and wires.
- Automatic package and pin assignment.
- Orthogonal and free mode manual routing.
- Automatic bus annotation.
- Block save, load, move and delete can be activated using shift key
- Direct access to Mixed Mode & EDSpice simulation.
- Autorouting of connections




Schematic Editor

- # Merging and splitting of nets possibility.
- # Swapping of component position.
- # Automatic component renumbering by swapping.
- # Component move by name, grid.
- # 4 different grid types for autoplacement.
- # Autorouting of wires with users preferences.
- # True type font (TTF) supported




# Schematic Editor

### **Logical Representation**




Multiple hierarchial levels with multiple pages within hierarchy. \* Full set of manual and automatic editing functions including autorouting and autoplacement



# Schematic Editor

Elementary stage in circuit design.



## PCB Layout Editor Features

- 32 layers (28 route layers, 2 silk-screen layers, (front and back), 2 solder mask layers (front and back))
- <sup>1</sup>/<sub>b</sub> User definable trace sizes & pad sizes.
- <sup>3</sup> Curved traces with user specified radius
- <sup>3</sup>/<sub>b</sub> 1 micron grid resolution-Fine grid 10 micron
- <sup>3</sup>/<sub>b</sub> SMT, fine-line support
- <sup>3</sup>/<sub>b</sub> Component repeat, rotate and mirror.
- <sup>3</sup>/<sub>b</sub> Component move by name, grid
- $\mathcal{Y}_{\mathcal{D}}$  Component, gate and pin swap.
- <sup>γ</sup><sub>b</sub> Component auto renumbering


## PCB Layout Editor Features

- ⇔ Autoplacement of component
- ⇔ 8 different grid types of autoplacement.
- ⇔ Direct access to Standard and Arizona autorouters.
- ⇔ Automatic component renaming.
- ⇔ Trace pattern repeat
- ⇔ On-line, multi-layer routing with automatic via insertion.
- ⇔ Buried and unburied via supported

## PCB Layout Editor

- ⇔ Pin-to-pin, free or 45° routing
- ⇔ Change segment side and width, trace side and width.
- Copper Planes and Copper Pour Areas may be created with user definable cross-hatch or solid fill.
- ⇔ Design Rule check
- ⇔ Net connectivity check
- ⇔ Display of single net supported


PCB Layout Editor



*Provides comprehensive and auto-interactive design environment based on rule driven grid free architecture.* 

## PCB Layout Editor

#### Alternative starting point of PCB design process






## Arizona Autorouter Features

- OPUSER XP's own integrated Autorouter
- Fully Automated and Interactive Modes
- Routing by Strategies or Preset Parameters
- User Definable strategies
- Single, Double and Multi Layer Routing possible
- ✤ Grid less routing

## Fabrication Manager


- ✓ Final stage in the PCB design process
- Creation of Copper Planes and Copper Pour Area supported
- Converts the Design Data (Layout) into manufacturing / documentation outputs such as:
  - \* Dimension Drawings
  - \* Layer Artworks
  - \* NC-Drill Template
  - \* Gerber for Printer / Plotter
  - \* Generic Pick & Place.
- Superimposing of artworks supported
- Connectivity check for artwork supported
- ✓ Negative plot for artwork supported

Fabrication Manager



All functions needed for generating PCB manufacturing documentation GERBER and NC-Drill outputs

Copper Pour Area




Allows assigning one or more Copper Pour Areas on a layer.

## NC-Drill Template

🚑 Fabri	cation M	lanager					×
				<u>I</u> nfo ⊻iew	Fabrication	<u>H</u> elp	
		++++ ++++- ++++-	+ + +++++ +++++ +++++	++++++ + + + +++ +++++++ + +++++++++++	 ++ ++ ++ 	BOARD: COUNTER PIN HOLES VIAS TOP - BOTTOM X-Size: 2.400 inch Y-Size: 2.200 inch X-Panel: 2.400 inch Y-Panel: 2.200 inch PATCH- 0 TOOLS: Ø( inch > Count + T01 0.035 79 Total holes: 79	
	$\bigcirc$	😒 Esc					_//.


NC Drill file containing tool selection command and hole coordinates for automatic drilling of component pins and via holes.

## Dimension Drawing



## Facilitates linear and angular dimensioning of components, pads and board outlines

## Artwork in Gerber format



### Superimposing of artworks





#### **Features**

### Simulators Provided by OPUSER XP

Circuit level

- Mixed Mode Simulator
- EDSpice Simulator (Mixed Mode)

**Board level** 

- ✤ Thermal Analyzer
- ✤ Electromagnetic Analyzer
- ✤ 3D Viewer



Mixed Mode Simulator

### Features


- Mixed Mode Simulator
  - \* Simulation for hierarchical circuit is supported
  - \* Matrix solving error can be automatically fixed
- Temperature can be set on individual circuits.
- Graphical output through Waveform Viewer on screen.
- Waveform can be created as a symbol and may be placed wherever required in capture



# Mixed Mode Simulation

### **OPUSER XP Simulator**

### Waveform Viewer



# Mixed Mode Simulation

Types of analysis

- Bias Point Calculation
- Transient Analysis
- Parameter Analysis
- Fourier Analysis
- DC Sweep Analysis
- AC Sweep Analysis
- Monte Carlo Analysis
- Sensitivity Analysis

# **EDSpice Simulator**


#### **Features**

- ⇒ Temperature can be set on individual circuits.
- ⇒ Improved convergence algorithms (Gmin / Source stepping).
- $\Rightarrow$  Circuit size is only limited by memory.
- ⇒ Supports Code models and user-defined nodes.
- ⇒ Subcircuits can be imported to OPUSER XP supplied by manufactures

## **EDSpice** Simulator

#### **OPUSER XP Simulator**

#### Waveform Viewer




## **EDSpice Simulator**

#### **Features**

Analyses that may be done:

- η<sub>o</sub> Small Signal AC Analysis
- 𝔥 DC Transfer Function Analysis
- **%** Distortion Analysis
- <sup>1</sup>/<sub>b</sub> Noise Analysis
- <sup>γ</sup><sub>b</sub> Operating Point Analysis
- ỷ₀ Pole-Zero Analysis
- ỷ₀ DC/ AC Sensitivity Analysis
- η<sub>o</sub> Transfer Function Analysis
- η<sub>o</sub> Fourier Analysis




Thermal Analyzer

#### **Features**

- Plug-in-tool for OPUSER XP
- Enables you to perform comprehensive thermal analysis of your PCB designs.
- Thermal parameters are attached to parts
- Analysis using component thermal parameters set from external library or User Defined, board parameters and environmental parameters such as cooling.
- Highlights hotspots in the board.
- Results displayed using Isotherms and Color mapping scheme.



## Thermal Analyzer




Highlights possible hotspots on the board




Thermal Analyzer

#### **Isotherm Display**

#### **Colored Map**



**Results displayed through Isotherms and Colored Map** 



Electromagnetic Analyzer

#### **Plug-in-tool for OPUSER XP**


Tool to calculate and measure the magnetic interface of the PCB design

Finite Difference Time Domain based Electromagnetic Field solver and simulator.


All to help to comply with the EMC rules for CE certification and to maintain a proper documentation. Highlights hotspots in the board.

Results displayed using Isolines and color Mapping scheme.


Special add-on option "Signal Integrity Simulation".



# Electromagnetic Analyzer




Find out the cross talks, improper placement, shielding and more where your design is still a diagram



# Electromagnetic Analyzer

#### Isolines

### **Colored Map**



**Results displayed through Isolines and Colored Map** 






- Plug-in-tool for OPUSER XP
- Enables you to check components assembled PCB of your PCB designs.
- Enables you to check via for multilayer board of your PCB designs.
- Possible to check from any angle (X 360 Y360 Z360).
- Size parameters are attached to parts




# 3D Viewer



**3D Board Viewer** 



# 3D Viewer



**3D Trace Viewer** 



## VHDL Compiler

### **Features**

- Compiles the source file and generates wirelist output file.
- Possible to import output file directly into OPUSER XP.
- Generates simulatable models in Mixed Mode &
  EDSpice Model Generators
- Converts the (\*.wrs) file to Xilinx, CUPL & JEDEC formats.



## VHDL Compiler

💛 VHDL Editor – [C:¥Opuser¥JOB¥se	rial_in_seria	al_out_shift_register.vhd]						
🕎 <u>F</u> ile <u>E</u> dit <u>B</u> uild <u>V</u> iew <u>W</u> indow <u>H</u> elp			_ 8 ×					
🗅 🚅 🖬 🔮 Compile	F7	A%%%						
library Compile & Import to Opuser	Ctrl+F7							
use iee Create MM <u>M</u> odel Create EDSpice <u>M</u> odel	Ctrl+F8 Ctrl+F9							
port (Create XILINX Output Create CUPL Output	Ctrl+F11	logic; _logic);						
architecture sinsoutshift								
<pre>begin if ce = '1' then if (clk = '1') and (clk'event) then inet(7) &lt;= inet(6); inet(6) &lt;= inet(6); inet(5) &lt;= inet(4); inet(4) &lt;= inet(3); inet(3) &lt;= inet(2); inet(2) &lt;= inet(1); inet(1) &lt; inet(0).</pre>								
Compiled with no errors; Generated : C:¥OPUSER¥JOB¥SERIAL_IN_SERIAL_OUT_SHIFT_REGISTER.wrs								
		Ln 1, Col 1 Opuser	NUM /					

All keywords present in the source are highlighted in Blue.

On double clicking the error the corresponding line in the editor window will get highlighted in Red.

Library Modules

### Part Editor

 $\square$ 

### Padstack Editor

Library Explorer

∠ibrary Browser
 ∠



Library Explorer

💐 Libr	ary Explorer : (C:¥OPUSER	¥LIB)				
	t : C:¥OPUSER¥LIB¥74CMOS.PART¥74AC00)			-0	View Syml	bol
<u>File E</u> dit <u>V</u> iew <u>H</u> elp						
	Part Details	Г	Package : DIP1 4/300			
🖃 General					View Pack	kade i
Name	74AC00			P		
Prefix	U				F I I F I I	
Description	Quad 2-IP +ve NAND		88		Edit Part	
Manufacturer	Generic		98 86		<u>L</u> akiak	
Technology	ACMOS		100			
Type	Digital,Gate,NAND		180 00	-		
External Index Code Part Source Library	C:¥0PUSER¥LIB¥74CM0S.PART		11× ×4	bol		
	C.#OFOSER#LIB#740W03.FAR1		12× ×3	D0	Send To	
Package Details Package	DIP1 4/300					
Package Type	PMD,DIP,DIP Narrow		13×	DO —		
Package JEDEC Name			14X _ Muser ref.			
Package Source Library	C.¥OPUSER¥LIB¥PMD.PACKAGE			bol 👷	Ch. J	CELV 1
F Simulation Parameters				pol 🐰	, Cut	Ctrl+X
+ Thermal Parameters			COMPNAME	h1 👘		
			COMPDESC			
				hi 🗐	ђ Сору	Ctrl+C
				D1 🖳	<u>e e</u> epy	
			(1) Group : 1 (2NAND) -		_	
				02	Eta a ba	Ctrl+V
					4 Paste	LUITY
				D2		
					e	
				D3	Delete	Shift+Del
					<u>v p</u> alate	- en interesent -
				05		
Í I	Constituent Groups				D	
- (1) Group : 1 (2NAND) No Un	Assigned		2(B) × /	D6	Rename	
Group Name	1			50		
Symbol	2NAND		COMPDESC	bo		
Un-Assigned Entries	0		CUMPDESC	D8		
MM Simulation Function	505				Select All	Ctrl+A
EDSpice Element Code	A			10		
EDSpice Model Code / SubCircuit	D_NAND					
EDSpice Variant / Library	2NAND					
Symbol Library	C:¥OPUSER¥LIB¥A,DGTAL.SYMBOL		1		× 1	
(2) Group : 2 (2NAND) No Un	Assigned					
(3) Group : 3 (2NAND) No Un	Assigned					
(4) Group : 4 (2NAND) No Un	Assigned			1 1		
Part Edit Symbol Package Padsta	ack Board Cabinet					
					11	

Easy to use like Windows Explorer with standard Windows editing features like Cut, Copy,Paste, Send to, Drag Drop and Select all.



## Library Browser

🐴 Library Browser : (C:¥OPUSER¥LIB)									
Library <u>V</u> iew <u>H</u> elp									
🔯 Part 🛛 🖚 Symbol 🛛 🕕 Package 🛛 😵 Padstack									
Options	Values 🔨			All Conditions					
Name	CC1 206			Match Case					
Library	CAP.PART			Numeric Search					
Description									
Symbol	CAP			Find Now					
Package	C/L133/SM								
Package Type						Find in Lis <u>t</u>			
Manufacturer									
Technology				Ne <u>w</u> Search					
Туре									
Externel Index Cod			~		Edit 1	vew			
Simulation Function									
Name	Library Name	Syn	Symbol Packag		se				
CC1 2 06	CAP.PART	CA	>	C/L133/SM					
1 Part(s) found						CAPS	NUM		

Object oriented user defined search for library elements (Parts/ Symbols/ Packages/ Padstack) from the libraries.Browser appends to the search list according to user preference.

### **DISTRIBUTOR**



### AVI Precision Engineering Pte Ltd 1 Kallang Sector #04-03, Singapore 349276 T: +65 67483866, F: +65 67484810 E: avipre@pacific.net.sg, skype: avipre

### AGENTS:

- Malaysia : Westek
- Philippines : Tritronics
- Indonesia : AVY Technology
- Thailand : Techlogic
- Australia : Utama
- India : Productronics